

2 [the timing signals have peaks and zero crossings and wherein
3 the predetermined characteristics in the timing signals constitute
4 the peaks and zero crossings of the timing signals and wherein]
5 the timing signals have peaks and zero crossings that
6 constitute the predetermined characteristics and wherein
7 the digitally processed signals have peaks and zero crossings
8 and wherein the predetermined characteristics in the digitally
9 processed signals constitute the peaks and zero crossings of the
10 digitally processed signals.

1 106. (Amended) A method as set forth in claim 104 wherein
2 the received signals are provided in packets and wherein
3 [the received signals in each packet include timing signals in
4 a preamble and data signals following the preamble and wherein]
5 the phases of the digitally processed timing signals in each
6 packet are adjusted
7 the digitally processed signals receiving in each packet the
8 adjustments in the phases constitute the timing signals in the
9 preamble in the packet.

1 108. (Amended) A method as set forth in claim 106 wherein
2 [the digitally processed signals receiving in each packet the
3 adjustments in the phases of the digitally processed signals also
4 constitute the data signals in the packet.]
5 the phases of the digitally processed data signals in each
6 packet are adjusted.

Claim 111, line 22, after "selecting" insert -- predicted --.

Claim 113, line 6, after "selecting" insert -- predicted --.

~~Claim 115, line 29, after "selecting" insert -- predicted --.~~

~~Claim 117, line 29, after "selecting" insert -- predicted --.~~

1 130. (Amended) A bidirectional data communication system
2 comprising:
3 communication signals having individual ones of a
4 plurality of analog levels to represent information;
5 a plurality of signal lines disposed in pairs and
6 defining a multi-pair communication environment, each signal line
7 transmitting or receiving said communication signals;
8 a transmitter block, including a plurality of
9 transmitters, each coupled to particular ones of the signal line
10 pairs;
11 a receiver block, including a plurality of receivers,
12 each coupled to particular ones of the signal line pairs, each
13 receiver including;
14 an analog to digital converter configured to convert
15 a plurality of analog levels into a corresponding plurality of
16 digital levels defining a digital signal; and
17 a fully digital adaptive equalizer coupled to the
18 analog to digital converter and operating on the digital signal to
19 define information represented by the plurality of digital levels.

1 131. (Amended) A bidirectional data communication system
2 according to claim [127] 130, the receiver block further
3 comprising timing recovery circuitry coupled to receive the digital
4 signal from the analog to digital converter and extract timing
5 information therefrom, the analog to digital converter operatively

6 responsive to said timing information and performing digital
7 conversions at a rate defined thereby.

1 132. (Amended) A bidirectional data communication system
2 according to claim [128] 131, wherein the communication signals are
3 provided in packets, each packet comprising a preamble portion and
4 a data containing portion, the preamble portion including timing
5 signals.

1 133. (Amended) A bidirectional data communication system
2 according to claim [129] 132, wherein the timing recovery circuitry
3 comprises a first timing loop having a high gain stage and a second
4 timing loop having a low gain stage, the first timing loop locking
5 the analog to digital converter in phase with the preamble portion
6 the second timing loop locking the analog to digital converter in
7 phase with the data containing portion.

1 134. (Amended) A bidirectional data communication system
2 according to claim [130] 133, wherein the first timing loop
3 includes a high gain error generator, a loop filter, and an
4 oscillator circuit, the high gain error generator responsive to
5 characteristic values of the timing signals, and wherein the second
6 timing loop includes a low gain error generator, a loop filter, and
7 an oscillator circuit, the high gain error generator responsive to
8 characteristic values of the data signals.

1 135. (Amended) A bidirectional data communication system
2 according to claim 131, the digital adaptive equalizer further
3 comprising;

4 a feed forward equalizer having an input receiving the
5 digital signal from the analog to digital converter and an output;

6 a slicer coupled to receive the digital signal from the
7 feed forward equalizer and outputting a signal representing a
8 symbol, the signal characterized by the digital levels;

9 an adder disposed between the feed forward equalizer and
10 the slicer; and

11 a decision feedback equalizer having an input receiving
12 the signal output by the slicer and an output coupled to the adder,
13 the adder summing the output of the decision feedback equalizer
14 with the output of the feed forward equalizer.

13
14
1 136. (Amended) A bidirectional data communication system
2 according to claim 132, wherein the plurality of signal lines
3 comprises four unshielded twisted pairs defining a local area
4 network.

1 137. (Amended) A bidirectional data communication system
2 according to claim [133] 136, wherein the local area network is an
3 Ethernet network, the four unshielded twisted pairs comprising a
4 first pair adapted for transmission, second and third pairs adapted
5 for bidirectional transmission and reception, and a fourth pair
6 adapted for reception.

1 138. (Amended) A bidirectional data communication system
2 according to claim [134] 132, wherein the communication signals are
3 encoded to one of three analog levels, thereby representing
4 information.

1 139. (Amended) A bidirectional data communication system
2 according to claim [135] 137, wherein the transmitter block
3 comprises three transmitters, the transmitters coupled respectively
4 to the first, second and third unshielded twisted wire pairs, and
5 wherein the receiver block comprises three receivers, the receivers
6 coupled respectively to the second, third and fourth unshielded
7 twisted wire pairs.

13 *Amended*
1 140. (Amended) A bidirectional data communication system
comprising:

3 communication signals having individual ones of a
4 plurality of analog levels to represent information;

5 a plurality of signal lines disposed in pairs and
6 defining a multi-pair communication environment, each signal line
7 transmitting or receiving said communication signals;

8 a transmitter block, including a plurality of
9 transmitters, each coupled to particular ones of the signal line
10 pairs;

11 a receiver block, including a plurality of receivers,
12 each coupled to particular ones of the signal line pairs, each
13 receiver including;

14 an analog to digital converter configured to convert
15 a plurality of analog levels into a corresponding plurality of
16 digital levels defining a digital signal;

17 an automatic gain control circuit coupled in
18 feedback fashion to the analog to digital converter and operatively
19 responsive to output signals therefrom to control the gain of
20 received communication signals; and

21 a fully digital adaptive equalizer coupled to the
22 analog to digital converter and operating on the digital signal to
23 define information represented by the plurality of digital levels.

1 141. (Amended) A bidirectional data communication system
2 according to claim [137] 140, the digital adaptive equalizer
3 further comprising;

4 a feed forward equalizer having an input receiving the
5 digital signal from the analog to digital converter and an output;

6 a slicer coupled to receive the digital signal from the
7 feed forward equalizer and outputting a signal representing a
8 symbol, the signal characterized by the digital levels;

9 an adder disposed between the feed forward equalizer and
10 the slicer; and

11 a decision feedback equalizer having an input receiving
12 the signal output by the slicer and an output coupled to the adder,
13 the adder summing the output of the decision feedback equalizer
14 with the output of the feed forward equalizer.

1 142. (Amended) A bidirectional data communication system
2 according to claim [138] 141, the receiver block further
3 comprising timing recovery circuitry coupled to receive the digital
4 signal from the analog to digital converter and extract timing
5 information therefrom, the analog to digital converter operatively
6 responsive to said timing information and performing digital
7 conversions at a rate defined thereby.

1 143. (Amended) A bidirectional data communication system
2 according to claim [139] 142, wherein the timing recovery circuitry
3 comprises a first timing loop having a high gain stage and a second

4 timing loop having a low gain stage, the first timing loop locking
5 the analog to digital converter in phase with the preamble portion
6 the second timing loop locking the analog to digital converter in
7 phase with the data containing portion.

1 144. (Amended) A bidirectional data communication system
2 according to claim [140] 143, wherein the first timing loop
3 includes a high gain error generator, a loop filter, and an
4 oscillator circuit, the high gain error generator responsive to
5 characteristic values of the timing signals, and wherein the second
6 timing loop includes a low gain error generator, a loop filter, and
7 an oscillator circuit, the high gain error generator responsive to
8 characteristic values of the data signals.

REMARKS

Claims 1-144 are in the application with claims 105, 106, 108, 111, 113, 115, 117 and 130-144 having been amended. Of the claims under consideration, claims 1, 7, 14, 22, 28, 34, 41, 45, 52, 58, 64, 68, 72, 76, 81, 85, 93, 99, 104, 111, 115, 117, 119, 123, 129, 130, and 140 are the independent claims. Reconsideration and further examination are respectfully requested.

Initially, the reissue oath/declaration filed with the application was deemed defective because the declaration does not state whether the inventor is a sole inventor or a joint inventor of the invention claimed. In addition, the deceptive intent error statement was deemed defective because it only refers to those errors specified in the reissue oath/declaration.

In response, Applicants submit herewith an amended reissue oath/declaration that addresses the defects noted by the Examiner. Specifically, the inventors are identified as the "original, first